NXP Semiconductors /MIMXRT1011 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_04

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_04

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_AD_04 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: LPSPI1_SDO of instance: LPSPI1

1 (ALT1): Select mux mode: ALT1 mux port: PIT_TRIGGER02 of instance: PIT

2 (ALT2): Select mux mode: ALT2 mux port: FLEXPWM1_PWM2_A of instance: FLEXPWM1

3 (ALT3): Select mux mode: ALT3 mux port: KPP_COL02 of instance: KPP

4 (ALT4): Select mux mode: ALT4 mux port: GPT2_COMPARE1 of instance: GPT2

5 (ALT5): Select mux mode: ALT5 mux port: GPIOMUX_IO18 of instance: GPIOMUX

6 (ALT6): Select mux mode: ALT6 mux port: SNVS_HP_VIO_5_CTL of instance: snvs_hp

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_04

Links

() ()